±Forensic Focus Partners
±Your Account

![]() |
![]() |
![]() |
![]() |
±Latest Articles
±Latest Jobs
±Latest Webinars
Back to top
Skip to content
Skip to menu
Back to top
Back to main
Skip to menu
Back to top
Back to main
Back to content
An All-Digital PLL Proposal using Gain Control Technique
An All-Digital PLL Proposal using Gain Control Technique
Posted: Sat Apr 08, 2017 2:46 pm
An All-Digital PLL Proposal using Gain Control
Technique
Article Donwload!
www.google.com.br/url?...2I&cad=rja
Technique
Article Donwload!
www.google.com.br/url?...2I&cad=rja
-
grigollo - Member
Re: An All-Digital PLL Proposal using Gain Control Technique
Posted: Sun Apr 09, 2017 11:21 am
Why should someone go through Google (Brazil) to directly download it?
"proper" links:
www.ecti-eec.org/index.php/ecti-eec
www.ecti-eec.org/index...e/view/245
www.ecti-eec.org/index...ew/245/124
Download link:
www.ecti-eec.org/index...ad/245/124
Anyway:
and:
jaclaz
_________________
- In theory there is no difference between theory and practice, but in practice there is. -
"proper" links:
www.ecti-eec.org/index.php/ecti-eec
www.ecti-eec.org/index...e/view/245
www.ecti-eec.org/index...ew/245/124
Download link:
www.ecti-eec.org/index...ad/245/124
Anyway:
An All-Digital PLL Proposal using Gain Control
Technique
ABSTRACT
Time-to-digital converter (TDC) has been the
main technique used in all-digital phase-locked loops
(ADPLL). However, this approach has several design
issues, and the solutions to resolve them always in-
crease the complexity of the system. In this paper,
an alternative method for handle the frequency er-
ror detection using a type II ADPLL architecture
is presented. The proposed technique does not per-
form direct conversion from time to digital, but em-
ploys the discrete-time processing of compared signals
from phase error detection. This architecture has the
advantage of scalability and integration of all-digital
techniques and has less complexity than conventional
ADPLLs. The derivation of equations for the pro-
posed architecture and its noise analysis is provided.
The results are validated through system level simu-
lations using macro-models of the devices. The result
of the transient simulation shows the theoretical pre-
dictions about the trajectory of output frequency.
and:
Fábio Grigollo received the B.S. de-
gree in Information Technology from
Federal University of Juiz de Fora and
major in Business Intelligence in 2012,
Brazil. He received the M. S. degree
from International Iberoamerican Uni-
versity in 2014. His research interest
includes business intelligence and data
mining algorithms.
jaclaz
_________________
- In theory there is no difference between theory and practice, but in practice there is. -
-
jaclaz - Senior Member
Re: An All-Digital PLL Proposal using Gain Control Technique
Posted: Sun Apr 09, 2017 12:38 pm
Yes. In the next articles, I will put the direct links. Thanks.
-
grigollo - Member